1 2	RECORD OF ORAL HEARING
3	UNITED STATES PATENT AND TRADEMARK OFFICE
4	CIVILED STATES TATEIN TAIND TRADEMARK OFFICE
5	
6	BEFORE THE BOARD OF PATENT APPEALS
7	AND INTERFERENCES
8	
9	
10	Ex parte HIROO NAKANO
11	•
12	
13	Appeal 2007-1984
14	Application 10/026,813
15	Technology Center 2100
16	
17	
18	Oral Hearing Held: October 24, 2007
19	
20	
21_	
	fore ANITA PELLMAN GROSS, JEAN R. HOMERE,
	SCOTT R. BOALICK, Administrative Patent Judges.
24	A DELLA A EL OF MATE A DDELLA ANAM
	BEHALF OF THE APPELLANT:
26	
27	ODLON CDIVAY MOCLELLAND
28	OBLON, SPIVAK, MCCLELLAND
29 20	MAIER & NEUSTADT, P.C. 1940 DUKE STREET
30	ALEXANDRIA VA 22314
31 32	ALEXANDRIA VA 22314
33	The above-entitled matter came on for hearing on Wednesday,
34 O c	tober 24, 2007, commencing at 9:12 a.m., at The U.S. Patent and
35Tra	demark Office, 600 Dulany Street, Alexandria, Virginia, before Jennifer
36M.	O'Connor, Notary Public.

1Appeal 2007-1984 2Application 10/026,813

1 JUDGE GROSS: Good morning.

- 2 MR. STERN: Good morning, Your Honors.
- JUDGE GROSS: You know you have 20 minutes. Whenever you're 4ready.
- MR. STERN: Thank you. As I was introduced, my name is Zachary 6Stern. I'm from Oblon Spivak and I'm representing Toshiba today in appeal 7number 2007-1984.
- In this case, the applicant is submitting that the references do not 9teach or suggest each of the features in the claimed invention. Applicant's 10disclosure describes methods and apparatus for preventing secret 11information from being extracted from a computer by an unauthorized 12observer.
- The applicants have learned that the current consumption in a 14computer can be observed by an unauthorized observer and based on peaks 15and valleys in the current consumption. That unauthorized observer might 16be able to determine information about what's happening in the computer.
- The applicants have discovered that the current is primarily produced 18by the current drivers driving the data bus between the processor and the 19memory and therefore, that current occurs primarily during transition times 20between high and low states being driven on the bus. Applicant's invention 21is directed to adding a third device to the bus, a pseudo-data generating 22circuit, and that third device outputs pseudo-data in between read and write 23cycles so that the transitions between normal data are masked.
- Turning to claim one, claim one requires an apparatus that includes 25three elements that are each connected to the data bus. It requires an 26operation processing unit, a memory and a pseudo-data generating circuit.

1Each of those are connected to the bus. The operating processing unit reads 2 and writes data during read and write cycle periods and the pseudo-data 3 generating circuit outputs pseudo-data to the data bus at time intervals 4 between the read and write cycles.

- In the office action, the Examiner applied the reference by *Ugon*, or *6Ugon*, to describe the conventional features of a CPU and a memory 7 operating in a computer system. For example, on figure 1 of *Ugon*, the 8 Examiner points out that *Ugon* shows -- and I'll quote from the office 9 action -- "an operating processing unit as item one, a memory, as referred to 10 in column 5, lines 62 to 65, and a data bus, either data bus three or four, in 11 Ugon's Figure 1."
- The office action also says that *Ugon* describes a pseudo-data 13generating circuit connected to the data bus and the office action asserts that 14column 11, lines 14 through 18 of *Ugon* teaches that feature.
- Finally, the office action asserts that the pseudo-data generating 16circuit generates pseudo-data, but the office action doesn't assert that the 17pseudo-data generating circuit outputs the pseudo-data to the data bus; it 18merely asserts that it outputs pseudo-data to said memory to cause 19instructions to randomly execute.
- If we turn to what *Ugon* actually says in the cited passage, *Ugon* 21refers to three different registers. They're shown in figure 1 as R1, R2 and 22R3, and in the passage of *Ugon* that's been cited by the Examiner, *Ugon* 23indicates that R1 is a random generator that can produce random numbers, 24and that can be used to initialize a timer R3.
- The timer R3 can also be initialized by a non-volatile memory 13 and 26alternatively, the random generator can load information into a registered

- 1R2. In other words, R1 is a random generator that can transfer data to a 2timer or to a register R2, but *Ugon* doesn't anywhere indicate that the 3random generator outputs data to the data bus. It only describes situations in 4which the registers 1, 2 and 3 receive data from the data bus and then in turn, 5those registers are used to interrupt the processor 15.
- There is another connection shown between R1, R2 and R3 and the 7interrupt 15, but there's no indication that those registers communicate on 8the data bus. Also, the Examiner did not assert that the random generator 9outputs data to the data bus. To supply the features lacking in the disclosure 10of *Ugon*, the Examiner turns to *Feyt*. Just to summarize, in *Ugon*, *Ugon* 11fails to teach or suggest two features in the claims.
- JUDGE HOMERE: Counselor, I have a question for you. In figure 1 13here of *Ugon*, when you look at items 10 through -- let's see, one, 11, 12, 1413, 14, right, you see there's a data bus three here and then you have arrows 15going to those devices. In your opinion, where does the information come 16from to communicate to those devices?
- MR. STERN: Your Honor, it appears that the devices in *Ugon* 11 18through 13 and 14 are connected to a data bus as in a conventional computer 19system, so those devices would be transferring data to and from the CPU and 20in between one another perhaps, although *Ugon* doesn't --
- JUDGE HOMERE: Apparently it seems that you're saying that 22interrupt 15 is not communicating with the other port, those devices that are 23pointed out, yet you're saying that the CPU itself is sending information to 24those devices. I want to know why the CPU is communicating with your 25devices whereas the interrupt is not, the number 15 is not?

- MR. STERN: I'm sorry if I didn't make myself clear, Your Honor.

 What I'm saying is that the random generator R1 doesn't output data to the 3data bus. There's no indication in *Ugon* that the random generator R1 doutputs data to the data bus, nor does the Examiner assert that it does.
- The random generator R1 communicates with the timer R3, 6presumably through the lines connecting them and to have the timer R3 7generate an interrupt to the interrupt controller 15. The data bus, as in the 8claims, is something that connects the CPU and the memory, so that, for 9example, in *Ugon* could be the item labeled three.
- The item labeled three, which does connect to registers R1, R2 and 11R3 -- however there's no indication in *Ugon* that the random generator R1 12outputs pseudo-data to the data bus three. The Examiner doesn't assert that 13it does either. The Examiner relies on *Feyt* for that.
- 14 JUDGE BOALICK: Mr. Stern?
- 15 MR. STERN: Yes.
- JUDGE BOALICK: I have a question. Assuming we agree with you 17on the interrupt not communicating with the bus, could you tell me what 18your position is on the secondary processor disclosed by *Ugon* -- item 19number two -- that communicates with a dummy RAM, say 21 or 22, and 20why that would not be a pseudo-data generating circuit?
- MR. STERN: Your Honor, that's a different direction than the 22Examiner asserted, so I'm not sure that it would be fair for me to respond to 23that. It seems like a new line of argument or rejection. However, I assume 24from my reading of *Ugon* that the CPU number two and the other memories 25also operate as conventional memories and they communicate according to 26data bus four.

17Appeal 2007-1984 18Application 10/026,813

- 1 JUDGE BOALICK: Thank you.
- MR. STERN: If we can turn now to *Feyt*, the office action asserts that 3*Feyt* "discloses a method for hiding operation performed by the 4microprocessor card by presenting random data items on the data bus during 5cryptographic calculations." Then the Examiner goes on to say, the 6cryptographic calculations require reading and writing operations to be 7performed by the processor.
- The Examiner notes that *Feyt* recites a microprocessor, which in the 9claims refers to an operation processing unit. The office action indicates that 10*Feyt* recites a microprocessor that presents random data. The office action 11also notes that *Feyt* includes a random signal generator in Figure 1, reference 12number 28. The office action indicates that the random signal generator is 13used to provide randomness to the power consumption of the processor and 14memory so that power analysis cannot properly occur.
- In each of the embodiments of *Feyt*, the random signal generator 28, 16which is part of a device 20, is not connected to the data bus that connects 17the central unit to the memory. Again, *Feyt* also doesn't teach or suggest a 18pseudo-data generating circuit that is connected to the data bus.
- 19 Are there any other questions?
- 20 JUDGE GROSS: No, I guess that's it.
- 21 MR. STERN: Okay, thank you very much.
- JUDGE GROSS: Thank you. Have a good day.
- 23 MR. STERN: Thank you.
- (Whereupon, at 9:23 a.m., the proceedings were concluded.)

25

26